Degradation of CMOS NAND logic circuits resulting from dielectric degradation of a single pMOSFET using constant voltage stress has been examined by means of a switch matrix technique. As a result, the NAND gate rise time increases by greater than 65%, which may lead to timing errors in high frequency digital circuits. In addition, the NAND gate DC switching point voltage shifts by nearly 11% which may be of consequence for analog or mixed signal applications. Experimental results for the degraded pMOSFET reveal a decrease in drive current by approximately 43%. There is also an increase in threshold voltage by 23%, a decrease in source-to-drain conductance of 30%, and an increase in channel resistance of about 44%. A linear relationship between the degradation of the pMOS-FET channel resistance and the increase in NAND gate rise time is demonstrated, thereby providing experimental evidence of the impact of a single degraded pMOSFET on NAND circuit performance.
Introduction
The effects of dielectric breakdown mechanisms on inverter circuit performance have received recent attention [1] [2] [3] [4] [5] [6] [7] [8] , yet experimental results (i.e., not simulated) on these effects on other logic gates, such as the NAND gate, are negligible. Furthermore, the focus of reliability studies on the inverter logic circuit has involved the detrimental aspects of a circuit level stress on the DC voltage transfer characteristics (VTC) exclusive of circuit response in the time-domain [1, 2, 7, 8] . In these studies, the type of degradation induced in one or both of the MOSFETs can only be inferred as electrical access to each individual MOSFET was not possible. However, it has been shown that directly characterizing each individual MOSFET before and after stress is possible by employing a switch matrix technique when configuring simple integrated circuit building blocks (SICBBs) [3, 6] . This method has been used to investigate inverter logic circuit performance following degradation of a single MOSFET (or both MOSFETs) [4] in which degradation of MOSFET parameters was examined and directly correlated to inverter degradation in the voltage-time-domain (V-t). The switch matrix technique has also been employed in a preliminary investigation on the degradation of rise time (t r ) in the NAND gate [9] . This study expands the preliminary investigation of NAND gate performance following pMOSFET degradation by comparing NAND circuit degradation in the DC and V-t domains. Additionally, the correlation between pMOSFET degradation and NAND circuit reliability is experimentally and mathematically investigated. Moreover, the capacitive load associated with the switch matrix technique is addressed using experimental, mathematical, and simulation approaches.
Ogas et al. have proposed circuit performance can deteriorate before traditional gate oxide breakdown (GOB) events occur such as soft breakdown (SBD) or hard breakdown (HBD) [4] . Similarly, NAND gate and full adder circuit simulations performed by Carter et al. suggest that logic circuits are affected dynamically by gate oxide degradation [10] . Their analyses present data that result in timing delays of NAND circuits and propagation of these timing delays through the logic path of a full adder circuit following a progressive GOB [10] . In addition, Hawkins et al. suggest IC parameter variance becomes a greater concern for the timing of logic circuits with the scaling of technology nodes through their simulations of NAND logic circuits [11] . However, to the authors' knowledge, experimental studies to support these simulations have yet to be performed on devices with ultra-thin oxides.
It is well known that device speed increases as MOSFET gate dielectric thickness ðt OX Þ is scaled down. However, with scaling, detrimental effects resulting in earlier dielectric breakdown, such as increased gate leakage current and increased defect generation become a greater concern. Consequently, it has become increasingly important to identify which components are most susceptible to dielectric degradation as circuit engineers continue to design with devices utilizing thinner gate oxides. Our study investigates the NAND logic circuit performance following degradation of devices with t OX of 2.0 nm. Of particular interest is the reliability assessment of low-level oxide degradation (e.g., negative bias temperature instability [12, 13] , time dependent dielectric breakdown [14] , stress induced leakage current [15] , progressive breakdown [16, 17] , etc.), termed wear out in this paper [18] , which may provide insight as to the critical degradation limit for digital circuit failure. This paper examines the effect of wear out in one pMOS-FET on NAND gate performance. The focus of this study is not on the identity of the specific physical degradation mechanism (e.g., NBTI [12, 13] , TDDB [14] , SILC [15] or progressive breakdown [16, 17] , etc.), which is left to the discretion of the reader, but on the impact of the induced device degradation on the NAND circuit response. To this end, a possible connection between MOSFET degradation and circuit performance may be establish through the widely used relationship between circuit t r and MOSFET channel resistance, R ch , in the design of logic circuits, given by:
where C L is the load capacitance on the logic circuit [19, 20] . Based on our investigation of Eq. (1), we provide experimental evidence that directly correlates gate oxide wear out effects on the channel resistance of one pMOSFET to the NAND logic circuit rise time.
Experimental

Devices and measurements
The metal oxide semiconductor (MOS) devices used in this study are fabricated using 0.1 lm CMOS technology with a t OX of 2.0 nm. The pMOSFET and nMOSFET devices configured in the NAND circuit have an oxide area (A OX ) of 1Â10 À8 cm 2 with a width and length of 10 lm and 0.1 lm, respectively. The dielectric type is SiO 2 . Measurements are obtained using a semiconductor characterization system described in previous studies [6] . Dielectric degradation is induced in a single pMOSFET by applying a constant voltage stress (CVS) of À4 V to the gate of the device (Fig. 1) [21] . Further description of the measurement and choice of applied voltage is reported in previous work [4] . CVS occurs in cycles of 600 s for five consecutive cycles, with interruptions for device and circuit characterization. The remaining three MOSFETs are not stressed. All measurements are conducted at 298 K.
Data have been collected and analyzed for 6 NAND gates with a single degraded pMOSFET configured in 1 of 2 positions through the switch matrix technique, as illustrated in Fig. 2 . Table 1 summarizes all four NAND logic configurations, which are labeled with the pMOSFET position followed by the I/O state. Configurations 1-3 and 2-1, shaded in Table 1 , correspond to transitions in the NAND logic. The results are presented for these two configurations in which device degradation affects the circuit performance in the voltage-time-domain (V-t). Specific to the NAND circuit, V-t data and voltage transfer characteristics (VTCs) are measured following each stress cycle. The V-t results allow for the evaluation of rise time (t r ) by taking the difference in time from 90% to 10% of the output voltage [20] .
Data collected for the degraded pMOSFET includes maximum drain current (I D; max ), threshold voltage (V TH ), maximum transconductance (G M; max ), off-current (I off ), and small-signal source-to-drain conductance (g sdm ). The The pMOSFETs used in this study were not stressed beyond the Region Investigated (i.e., 3000 s). An expanded view of the Region Investigated is shown in the inset and illustrates the five 600s stress cycles, A-E. The CVS measurement was interrupted following each stress cycle and circuit and device characteristics were obtained.
pMOSFET V TH is determined using the linear extrapolation technique [22] . In addition, gate leakage current (I G -V G ) is measured following each stress cycle. The g sdm data are collected using a small-signal conductance measurement similar to that described by Kong et al. [23] . The small-signal conductance measurement used in this study differs from the method of Kong et al. in that a 14 mV RMS test signal at 1 MHz is applied to the drain of the device under test, while the voltage sources of the Agilent 4156C parameter analyzer provide the gate and substrate biases through connections configured using the Agilent E5250A switch matrix.
Switch matrix technique
The combination of equipment used for the switch matrix technique creates a significant capacitive load, which is typically a concern when dealing with small scale devices. The speed of small scale devices is critical to achieve high circuit performance and can easily be inhibited by the capacitive load due to charging effects. In a typical IC, several types of digital or mixed signal circuits can heavily load the output of a NAND gate. An example of this type of digital circuit is an output buffer. Examples of heavily loading mixed signal circuits include charge pumps and loop filters (e.g., digital phase-locked loops or DPLL). The capacitive load, C L , for these circuits can be 1 pF or larger. It would be of definite interest to determine if the change in t r of a NAND circuit, measured under the heavy C L of the switch matrix technique, can be directly attributed to the oxide degradation of one MOSFET in the NAND gate. Theoretically, this might be possible by examining the well known relationship of t r shown previously in Eq. (1). If a NAND gate is under a large load capacitance, which remains constant, then a change in R ch can be directly related to a change in t r . Hence, Eq.
(1) can then be written in terms of a change in R ch (DR ch ) given by:
or,
Consider the following case in which C L can be increased or decreased prior to or after circuit operation but remains constant during circuit operation or measurement (i.e., a different output circuit on the NAND). A question arises as to whether or not the change in C L produces a change in %Dt r (where % signifies fractional percent). Insight to this question is gained by writing Eq. (1) in terms of %Dt r :
Substituting Eq. (3) into (4) provides:
Eq. (5) reveals that %Dt r is independent of C L . The result of Eq. (5) is rather simplistic and may leave the reader with doubt to its outcome. Hence, SPICE simulations were performed that demonstrate, for changes in C L ranging from 10 fF up to 1 nF (but holding C L constant during each simulation), %Dt r remains the same, Fig. 3 . Degradation was simulated in a single pMOSFET by increasing the threshold voltage parameter, V THO , of a 50 nm CMOS process BSIM 4 SPICE model to match the %DV TH increase observed in the experimental data following oxide wear out in a single pMOSFET. V THO was chosen because of its relationship to R ch as shown later. The NAND circuit investigated in this study was simulated using LT SPICE. Voltage-time-domain simulations were performed for the NAND circuits using the capacitive load of the Switch Matrix Technique (i.e., approximately 900 pF). Fig. 4 illustrates the typical correlation between simulated and experimental results. The switch matrix technique is well suited to examine the reliability of simple integrated circuit building blocks (SICBB) since the C L for this technique is about 900 pF (within the range of simulations) and remains constant throughout testing. We have also performed experiments in which the C L on the NAND gate was reduced by nearly an order of magnitude and obtained the same results (within a standard deviation) as with the switch matrix technique.
Using the switch matrix technique, we examine the effect of oxide wear out in a pMOSFET on the functionality of a NAND logic circuit. It is shown for NAND gates, which can be heavily loaded by circuits such as output buffers, charge pumps and loop filters, that pMOS-FET oxide wear out is significantly disruptive to NAND gate performance.
Results
The NAND circuit and pMOSFET results reported include the %D from fresh to wear out in terms of the mean value. The pMOSFET results are summarized in Table 2 . For both the NAND circuit and the pMOSFET only the %D mean is referenced in the following subsections.
NAND circuit
Following degradation of a single pMOSFET, both V-t and VTCs are examined for configurations 1-3 and 2-1 ( Table 1) . These configurations are the only two configurations exhibiting effects from pMOSFET degradation as expected. 
pMOSFET
After 3000 s of CVS, the pMOSFET DC characteristics show a decrease in %DI D; max (Fig. 8) by 43%. Fig. 9 reveals an increase in %DV TH by 23%, and a decrease in %DG M; max (inset of Fig. 9 ) by 26%. Additionally, a decrease in %DI off by 82% is observed (Fig. 10) . The %Dg sdm in Fig. 11 is shown to decrease by 30% (measured at V SG ¼ V DD ¼1 V). In Fig. 12 , an increase is observed in %DR ch of approximately 44%. Table 1) . Only the fresh and stress cycle E response are shown. Experimental data are represented by the symbols while simulation data are shown as solid lines. Degradation was simulated in a single pMOSFET by increasing the threshold voltage parameter, V THO , of a 50 nm CMOS process BSIM 4 SPICE model to match the mean %DV TH increase observed in the experimental data following oxide wear out of a single pMOSFET. The NAND circuit investigated in this study was simulated using LT SPICE. The observed increase in %Dt r of the simulation data is shown to correlate well with the observed increase in %Dt r of the experimental results. 4. Discussion
NAND circuit
The method that was chosen for testing the NAND gate induces a pulsed waveform on one input while applying a constant voltage to the other input. Thus, simplifying the experiment by isolating the switching transistors in the NAND gate to one pMOSFET and one nMOSFET (cases A and B described by Taur and Ning) [24] . This method prevents both pMOSFETs from switching simultaneously and allows for easier analysis of the impact of the degraded pMOSFET on the NAND circuit response. It is shown following stress of a single pMOSFET, the degree of degradation observed in the NAND timedomain response is more significant than the degradation exhibited in the VTCs under equivalent test conditions (Figs. 5 and 6 ).
Examining the data in Fig. 5 demonstrates that only t r of the NAND gate is affected, while the fall time (t f ) remains unchanged (Fig. 5) . As reported by Stutzke et al., a degraded pMOSFET affects only the t r [3] , hence a change in t f is not expected, nor is it observed. This can be explained by realizing that the pMOSFET is the ''pull-up'' device and the nMOSFET is the ''pull-down'' device, as described by Taur and Ning [24] . Furthermore, comparison of the %Dt r results for configuration 1-3 (Fig. 5a ) to the %Dt r results for configuration 2-1 (Fig. 5b) reveals that a single degraded pMOSFET has an equivalent effect on NAND circuit performance in the V-t domain regardless of circuit configuration. This can be explained by realizing that by holding one input of the Fig. 1) . Results show an increase in t r of approximately 68% with increasing wear out, in which t r is measured as the difference in time from 90% to 10% of the final output voltage [19, 20] . Wear out in one pMOSFET significantly affects the rise time (t r ) as shown for configurations (a) 1-3 and (b) 2-1. The equation for t r is demonstrated for the stress cycle E curve. NAND gate at VDD while the other input is pulsed, the pull-up operation of a two input NAND gate is similar to that of a CMOS inverter [24] . Hence, for both configurations 1-3 and 2-1, the impact of single pMOSFET oxide wear out on the NAND logic gate performance in the V-t domain is comparable to findings reported in similar work involving the Inverter logic circuit [4] . Moreover, the data in Fig. 5 may be examined statistically over the stress cycles as shown in Fig. 7a . Statistical examination of the data reveals valuable information concerning trends in the circuit V-t response (Fig. 7a . The data in Fig. 7a indicate the %Dt r increases steadily and substantially for each circuit. For all circuits tested, the same trend in %Dt r is observed, which is a sublinear increase in %Dt r with increasing stress cycle.
A similar correlation can be made for the NAND VTCs from Fig. 6 , in which a leftward shift of the V SP is directly related to a decrease in pMOSFET performance. This effect was also observed for inverters in which a degraded 
of approximately 23% is observed from fresh to stress cycle E. The inset illustrates that the corresponding maximum transconductance (G M; max Þ decreases by approximately 26% and shifts to more negative voltages with increased wear out (only fresh and stress cycle E are presented). Throughout the test, drain voltage is held constant at À50 mV. V TH is measured using the linear extrapolation method [22] .
pMOSFET and undamaged nMOSFET shifted the V SP to the left while a degraded nMOSFET and undamaged pMOSFET shifted the V SP to the right [4, 6] . Additionally, comparison of the %DV SP data for configurations 1-3 and 2-1 ( Fig. 6a and b) demonstrates a single degraded pMOS-FET has a similar effect on NAND circuit performance in the DC domain regardless of circuit configuration. This can also be explained by realizing that by holding one input of the NAND gate at VDD while the other input is pulsed the pull-down operation of a two input NAND gate is similar to that of a CMOS inverter [24] . However, it is important to note that configuration 2-1 is most comparable to the CMOS Inverter as VTC results for configuration 1-3 could be influenced by the body effect associated with stacked nMOSFET devices [24] . Hence, the observed %DV SP for configuration 2-1 is most comparable to the %DV SP reported in similar work involving the Inverter logic circuit [4] . Statistical examination of the data in Fig. 6a provides the box plots in Fig. 7b where the %DV SP data for each circuit are shown over the stress cycles. The %DV SP depicts a sublinear increase as well, thus further suggesting the validity of the trends in both %Dt r and %DV SP with stress time.
The evolution of %Dt r and %DV SP may be described by the slope of the curves which connect the box plot mean values as shown in Fig. 7a and b . Initially, the slopes of these curves are large but decrease to a relatively constant value. This tendency correlates to the pMOSFET gate leakage current progression with respect to degradation encircled in the ''Region Investigated'' in Fig. 13 . The first cycle of wear out shows the greatest change in gate leakage current while subsequent wear out exhibits less leakage current changes. It is interesting to note that the %Dt r increase is a factor of four or more greater than that observed for the % DV SP indicating that the circuit operation in the time domain is more affected by gate oxide wear out than for DC operation. Since a significant portion of circuit operation is in the time-domain, the greater sensitivity of %Dt r to gate oxide wear out suggests that gate oxide wear out is more detrimental to digital circuit operation than to analog operation. Similar observations were reported by Cheek et al. following inverter circuit analysis [6] . In addition, the degradation of the NAND V-t response with increased wear out reported in Section 3.1 are supported by the simulation work of Carter et al. in which GOB is simulated and the result is an increase in time delay for the NAND gate time-domain response [10] .
pMOSFET
The evidence presented in Section 4.1 indicates that pMOSFET wear out causes a significant change in NAND gate circuit response. Consequently, the pMOSFET characteristics are examined to establish the cause of the large change in t r . The I G -V G data in Fig. 13 are substantiated by the Region Investigated highlighted in Fig. 1 where wear out is evident. A potential link between circuit performance and MOSFET degradation is that of t r and R ch (Eqs. (1) and (5)). To this end, R ch is investigated experimentally. To obtain the values for %DR ch , an approach similar to that provided by Kong et al. [23] was applied in which an equation for g sdm is derived. Kong's derivation for g dsm , calculated from the DC drain current equation of an nMOSFET, is based upon the gradual channel approximation [23] . The gradual channel approximation remains valid for this study as only a small AC signal with a 0 V DC bias is applied to the drain when g sdm is measured. Therefore, a similar derivation for the case of a pMOSFET results in
where,
and,
R SD is the total parasitic source and drain resistance measured in series with R ch . It can be assumed R SD is small compared to R ch [25, 26] and remains fairly constant after CVS, as the majority of the pMOSFET degradation occurs in the channel [21] . Therefore, Eq. (4) can be reduced to
or equivalently,
A correlation between %DR ch and g sdm can be derived from Eq. (10) . DR ch can be written as
Using a common dominator, (11) can be written as
Dividing by R ch;fresh to convert (12) to fractional percent change results in
Using Eq. (13), %DR ch was calculated using the small-signal conductance data. A statistical examination of the %DR ch data (Fig. 12 ) reveals a sublinear increase similar to the %Dt r data (Fig. 7a) . The evolution of %DR ch may also be described by the slope of the line connecting the box plot mean values (Fig. 12) . Initially, the slope is large but decreases to a shallower value. However, it is most interesting to note that the %DR ch trends for the devices (Fig. 12) are comparable with the %Dt r trends for the correlating circuits (Fig. 7a) . To further discern the relationship between % Dt r and %DR ch observed in Fig. 7a and Fig. 12 , both the %Dt r data and %DR ch data are plotted in Fig. 14 . The linear fit of the data in Fig. 14 shows that % Dt r is directly proportional to %DR ch through the relationship,
The graphical relation observed in Fig. 14 demonstrates the validity of Eqs. (1) and (5) as well as the correlation between the trends illustrated in Fig. 7a and Fig. 12 . Hence, Fig. 13 . Log plot of the gate current versus gate voltage response for the degraded pMOSFET corresponding to the CVS plot shown in Fig. 2 . The Region Investigated for wear out (encircled fresh I G À V G curve (stars) and the consecutive cycles of degradation A-E (circles)) correlates to the Region Investigated in Fig. 2 . The full range of oxide degradation is shown to highlight the low-leakage regime investigated in this study. The pMOSFETs used in this study were not stressed beyond the Region Investigated. The low-leakage regime suggests that a traditional oxide breakdown event (i.e., SBD or HBD) is not being induced in the pMOSFETs used in this study [18] . The arrow indicates the progression of increased degradation. It should be noted that both inversion and accumulation modes indicate increased degradation.
the change in channel resistance in the pMOSFET due to oxide degradation directly affects the rise time of the NAND logic gate. Further insight into the degraded parameters affecting R ch is gained by following the derivation of Kong et al. relating g sdm = ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi ffi dg sdm =dV gs p as a linear function of gate voltage [23] . In the case of the pMOSFET, this relationship is expressed as
where the zero gate-field gain factor, b 0 , is proportional to b through the well known relationship shown in Eq. (16) [27],
and h is the gate-field mobility reduction factor. When the g sdm data are plotted according to Eq. (15) and a linear fit is applied to the various stress cycles (Fig. 15) , it is observed that the slope of the linearization (i.e., ffiffiffiffi ffi b 0 p ) decreases with increased stress time. Furthermore, the shift in the x-intercept (i.e., V TH ) is approximately equal to the V TH shift measured using the linear extrapolation method (Fig. 9) . Therefore, the results of the small-signal conductance measurement (Figs. 11 and 15 ) and the relationship expressed in Eq. (15) are substantiated by the data in Fig. 9 , where a decrease in G M; max and shift in V TH are observed. Hence, the increase in R ch can be partly attributed to a decrease in l eff , in accordance with Eq. (16) . Since this study focuses on circuit response to MOSFET degradation, further investigation in the degradation mechanisms affecting R ch remains a topic that is beyond the scope of this paper.
Conclusions
Using a switch matrix technique, the results reported in this study show gate oxide wear out in one pMOSFET of a NAND logic circuit substantially degrades the circuit V-t domain response and the VTCs. Additionally, it was found the NAND gate response in the V-t domain is comparatively worse than the DC response. We have also proposed and shown the switch matrix technique can be employed in conjunction with a small-signal conductance measurement in characterizing the reliability of SICBBs, despite a relatively heavy capacitive load. A correlation between NAND logic circuit performance and degradation of pMOSFET parameters is established through analyses of %Dt r and %DR ch . Ultimately, the changes in t r may dramatically affect the ability of the NAND gate to execute logic properly, particularly in applications requiring high switching speeds. 
